Variation-Aware Adaptive Voltage Scaling for Digital CMOS Circuits

2013
ISBN: 978-94-017-8367-5
Verlag: Springer Netherlands

Buch, Englisch, Band 41, 83 Seiten, Paperback, Format (B × H): 155 mm x 235 mm, Gewicht: 1591 g

Reihe: Springer Series in Advanced Microelectronics

Increasing performance demands in integrated circuits, together with limited energy budgets, force IC designers to find new ways of saving power. One innovative way is the presented adaptive voltage scaling scheme, which tunes the supply voltage according to the present process, voltage and temperature variations as well as aging. The voltage is adapted “on the fly” by means of in-situ delay monitors to exploit unused timing margin, produced by state-of-the-art worst-case designs. This book discusses the design of the enhanced in-situ delay monitors and the implementation of the complete control-loop comprising the monitors, a control-logic and an on-chip voltage regulator. An analytical Markov-based model of the control-loop is derived to analyze its robustness and stability. Variation-Aware Adaptive Voltage Scaling for Digital CMOS Circuits provides an in-depth assessment of the proposed voltage scaling scheme when applied to an arithmetic and an image processing circuit. This book is written for engineers interested in adaptive techniques for low-power CMOS circuits.

Zielgruppe

Research

Autoren/Hrsg.

Wirnshofer, Martin

Fachgebiete

• Technische Wissenschaften Elektronik | Nachrichtentechnik Elektronik Mikroprozessoren
• Technische Wissenschaften Elektronik | Nachrichtentechnik Elektronik Schaltungsentwurf

Inhaltsverzeichnis

1 Introduction.- 2 Sources of Variation.- 3 Related Work.- 4 Adaptive Voltage Scaling by In-situ Delay Monitoring.- 5 Design of In-situ Delay Monitors.- 6 Modeling the AVS Control Loop.- 7 Evaluation of the Pre-Error AVS Approach.- 8 Conclusion.- A Appendix.- A.1 Mathematical Derivation: Path Delay under Local Variations.- A.2 2-D DCT Transform.- References.

Über Autor(innen)

Martin Wirnshofer received the Dipl.-Ing. degree in Electrical Engineering in 2007 from the Technische Universität München (TUM), Germany. His research on voltage reference circuits earned him the Outstanding Thesis Award by the German Association of Electrical Engineers (VDE). From 2007 to 2008 he was an analog designer with the Embedded Flash Memory Group at Infineon Technologies AG, Munich. Since 2008 he is a doctoral researcher at the Institute for Technical Electronics at TUM and has recently finished his Ph.D. project. He received the Excellence in Teaching Award by the Faculty of Electrical Engineering in 2010 and has authored and co-authored numerous international conference and journal publications. His research interests include low-power and low-voltage circuit design, adaptive circuit techniques and design methodologies for the nanoscale CMOS era. He is a member of the IEEE and the German Association of Electrical Engineers.