Buch, Englisch, 303 Seiten, Previously published in hardcover, Format (B × H): 155 mm x 235 mm, Gewicht: 476 g
Buch, Englisch, 303 Seiten, Previously published in hardcover, Format (B × H): 155 mm x 235 mm, Gewicht: 476 g
ISBN: 978-1-4419-5344-5
Verlag: Springer US
As the number of processor cores and IP blocks integrated on a single chip is steadily growing, a systematic approach to design the communication infrastructure becomes necessary. Different variants of packed switched on-chip networks have been proposed by several groups during the past two years. This book summarizes the state of the art of these efforts and discusses the major issues from the physical integration to architecture to operating systems and application interfaces. It also provides a guideline and vision about the direction this field is moving to. Moreover, the book outlines the consequences of adopting design platforms based on packet switched network. The consequences may in fact be far reaching because many of the topics of distributed systems, distributed real-time systems, fault tolerant systems, parallel computer architecture, parallel programming as well as traditional system-on-chip issues will appear relevant but within the constraints of a single chip VLSI implementation.
Zielgruppe
Research
Autoren/Hrsg.
Fachgebiete
- Technische Wissenschaften Technik Allgemein Konstruktionslehre und -technik
- Mathematik | Informatik EDV | Informatik Professionelle Anwendung Computer-Aided Design (CAD)
- Mathematik | Informatik EDV | Informatik Technische Informatik Hochleistungsrechnen, Supercomputer
- Technische Wissenschaften Technik Allgemein Computeranwendungen in der Technik
- Mathematik | Informatik EDV | Informatik Informatik Rechnerarchitektur
- Mathematik | Informatik EDV | Informatik Angewandte Informatik Computeranwendungen in Wissenschaft & Technologie
- Mathematik | Informatik EDV | Informatik Betriebssysteme Windows Betriebssysteme
- Mathematik | Informatik EDV | Informatik Technische Informatik Systemverwaltung & Management
Weitere Infos & Material
System Design and Methodology.- Will Networks on Chip Close the Productivity Gap?.- A Design Methodology for NOC-Based Systems.- Mapping Concurrent Applications onto Architectural Platforms.- Guaranteeing the Quality of Services in Networks on Chip.- Hardware and Basic Infrastructure.- On Packet Switched Networks for On-Chip Communication.- Energy-Reliability trade-Off for NoCs.- Testing Strategies for Networks on Chip.- Clocking Strategies for Networks-on-Chip.- A Parallel Computer as a NOC Region.- An IP-Based On-Chip Packet-Switched Network.- Software and Application Interfaces.- Beyond the Von Neumann Machine.- NoC Application Programming Interfaces.- Multi-Level Software Validation for NoC.- Software for Multiprocessor Networks on Chip.
