Nedjah / Mourelle | Co-Design for System Acceleration | E-Book | sack.de
E-Book

E-Book, Englisch, 229 Seiten, eBook

Nedjah / Mourelle Co-Design for System Acceleration

A Quantitative Approach
2007
ISBN: 978-1-4020-5546-1
Verlag: Springer Netherland
Format: PDF
Kopierschutz: 1 - PDF Watermark

A Quantitative Approach

E-Book, Englisch, 229 Seiten, eBook

ISBN: 978-1-4020-5546-1
Verlag: Springer Netherland
Format: PDF
Kopierschutz: 1 - PDF Watermark



This book is concerned with studying the co-design methodology in general, and how to determine the more suitable interface mechanism in a co-design system in particular. This is based on the characteristics of the application and those of the target architecture of the system. Guidelines are provided to support the designer's choice of the interface mechanism. Some new trends in co-design and system acceleration are also introduced.

Nedjah / Mourelle Co-Design for System Acceleration jetzt bestellen!

Zielgruppe


Research

Weitere Infos & Material


List of Figures. List of Tables. Preface. Acknowledgment. Chapter 1: introduction. 1.1 synthesis. 1.2 design approaches. 1.3 co-design. 1.4 structure and objective. Chapter 2: co-design methodology. 2.1 the co-design approach. 2.2 system specification. 2.3 hardware/software partitioning. 2.4 hardware synthesis. 2.5 software compilation. 2.6 interface synthesis. 2.7 system integration. 2.8 summary. Chapter 3: The co-design system. 3.1 development route. 3.2 target architecture. 3.3 performance results. 3.4 summary. Chapter 4: VHDL modeling of a co-design system. 4.1 modelling with VHDL. 4.2 the main system. 4.3 the microcontroller. 4.4 the dynamic memory: DRAM. 4.5 the coprocessor. 4.6 summary. Chapter 5: shared memory configuration. 5.1 case study. 5.2 timing characteristics. 5.3 memory accesses and interface mechanisms. 5.4 summary. Chapter 6: dual-port memory configuration. 6.1 general description. 6.2 the system architecture. 6.3 timing characteristics. 6.4 performance results. 6.5 summary. Chapter 7: cache memory configuration. 7.1 memory hierarchy design. 7.2 system organization. 7.3 timing characteristics. 7.4 performance results. 7.5 summary. Chapter 8: advanced topics and further research. 8.1 conclusions and achievements. 8.2 advanced topics and further research. Appendices. A: benchmark programs. B: top-level VHDL model of the co-design system. C: translating PALASMtm2 into VHDL. D: VHDL version of the case study. References. Index.



Ihre Fragen, Wünsche oder Anmerkungen
Vorname*
Nachname*
Ihre E-Mail-Adresse*
Kundennr.
Ihre Nachricht*
Lediglich mit * gekennzeichnete Felder sind Pflichtfelder.
Wenn Sie die im Kontaktformular eingegebenen Daten durch Klick auf den nachfolgenden Button übersenden, erklären Sie sich damit einverstanden, dass wir Ihr Angaben für die Beantwortung Ihrer Anfrage verwenden. Selbstverständlich werden Ihre Daten vertraulich behandelt und nicht an Dritte weitergegeben. Sie können der Verwendung Ihrer Daten jederzeit widersprechen. Das Datenhandling bei Sack Fachmedien erklären wir Ihnen in unserer Datenschutzerklärung.