Lourenço / Horta / Martins | Automatic Analog IC Sizing and Optimization Constrained with PVT Corners and Layout Effects | Buch | 978-3-319-42036-3 | sack.de

Buch, Englisch, 182 Seiten, HC runder Rücken kaschiert, Format (B × H): 160 mm x 241 mm, Gewicht: 4439 g

Lourenço / Horta / Martins

Automatic Analog IC Sizing and Optimization Constrained with PVT Corners and Layout Effects


1. Auflage 2017
ISBN: 978-3-319-42036-3
Verlag: Springer International Publishing

Buch, Englisch, 182 Seiten, HC runder Rücken kaschiert, Format (B × H): 160 mm x 241 mm, Gewicht: 4439 g

ISBN: 978-3-319-42036-3
Verlag: Springer International Publishing


This book introduces readers to a variety of tools for automatic analog integrated circuit (IC) sizing and optimization. The authors provide a historical perspective on the early methods proposed to tackle automatic analog circuit sizing, with emphasis on the methodologies to size and optimize the circuit, and on the methodologies to estimate the circuit’s performance. The discussion also includes robust circuit design and optimization and the most recent advances in layout-aware analog sizing approaches. The authors describe a methodology for an automatic flow for analog IC design, including details of the inputs and interfaces, multi-objective optimization techniques, and the enhancements made in the base implementation by using machine leaning techniques. The Gradient model is discussed in detail, along with the methods to include layout effects in the circuit sizing. The concepts and algorithms of all the modules are thoroughly described, enabling readers to reproduce the methodologies, improve the quality of their designs, or use them as starting point for a new tool. An extensive set of application examples is included to demonstrate the capabilities and features of the methodologies described.
Lourenço / Horta / Martins Automatic Analog IC Sizing and Optimization Constrained with PVT Corners and Layout Effects jetzt bestellen!

Zielgruppe


Research

Weitere Infos & Material


Introduction.- Previous Works on Automatic Analog IC Sizing.- AIDA-C Architecture.- Multi-Objective Optimization Kernel.- AIDA-C Circuit Sizing Results.- Layout-Aware Circuit Sizing.- AIDA-C Layout-aware Circuit Sizing Results.- Conclusions.


Nuno C.C. Lourenço is a Post-Doctoral Researcher in the Integrated Circuits group, within the Instituto de Telecomunicações in Lisbon, Portugal.

Ricardo M. F. Martins is a Post-Doctoral Researcher in the Integrated Circuits group, within the Instituto de Telecomunicações in Lisbon, Portugal.

Nuno C. G. Horta is Professor at Instituto Superior Técnico from University of Lisbon and Senior Researcher in the Integrated Circuits group, within the Instituto de Telecomunicações in Lisbon, Portugal.



Ihre Fragen, Wünsche oder Anmerkungen
Vorname*
Nachname*
Ihre E-Mail-Adresse*
Kundennr.
Ihre Nachricht*
Lediglich mit * gekennzeichnete Felder sind Pflichtfelder.
Wenn Sie die im Kontaktformular eingegebenen Daten durch Klick auf den nachfolgenden Button übersenden, erklären Sie sich damit einverstanden, dass wir Ihr Angaben für die Beantwortung Ihrer Anfrage verwenden. Selbstverständlich werden Ihre Daten vertraulich behandelt und nicht an Dritte weitergegeben. Sie können der Verwendung Ihrer Daten jederzeit widersprechen. Das Datenhandling bei Sack Fachmedien erklären wir Ihnen in unserer Datenschutzerklärung.