Designing with Xilinx® FPGAs

Using Vivado
Softcover Nachdruck of the original 1. Auflage 2017
ISBN: 978-3-319-82581-6
Verlag: Springer International Publishing

Buch, Englisch, 260 Seiten, Previously published in hardcover, Format (B × H): 155 mm x 235 mm, Gewicht: 417 g

This book helps readers to implement their designs on Xilinx® FPGAs. The authors demonstrate how to get the greatest impact from using the Vivado® Design Suite, which delivers a SoC-strength, IP-centric and system-centric, next generation development environment that has been built from the ground up to address the productivity bottlenecks in system-level integration and implementation. This book is a hands-on guide for both users who are new to FPGA designs, as well as those currently using the legacy Xilinx tool set (ISE) but are now moving to Vivado. Throughout the presentation, the authors focus on key concepts, major mechanisms for design entry, and methods to realize the most efficient implementation of the target design, with the least number of iterations.

Zielgruppe

Professional/practitioner

Autoren/Hrsg.

Churiwala, Sanjay

Fachgebiete

• Technische Wissenschaften Elektronik | Nachrichtentechnik Elektronik Bauelemente, Schaltkreise
• Mathematik | Informatik EDV | Informatik Informatik Rechnerarchitektur

Inhaltsverzeichnis

State of the Art Programmable Logic.- Vivado Design Tools.- IP Flows.- Gigabit Transceivers.- Memory Controllers.- Processor Options.- Vivado IP Integrator.- SysGen for DSP.- Synthesis.- C Based Design.- Simulation.- Clocking.- Stacked Silicon Interconnect.- Timing Closure.- Power Analysis and Optimization.- System Monitor.- Hardware Debug.- Emulation Using FPGAs.- Partial Reconfiguration & Hierarchical Design.

Über Autor(innen)

Sanjay Churiwala is Senior Director of Engineering for Xilinx India Technology Services. He has extensive experience in the field of EDA and semiconductors R&D, as well as customer-interaction. He specializes in Clock Domain Crossings and Synchronization, STA, Power, Synthesis, Simulation, Rule based static checkers, Cell Characterization and Modeling.