Buch, Englisch, Band 5453, 388 Seiten, Format (B × H): 155 mm x 235 mm, Gewicht: 616 g
5th International Workshop, ARC 2009, Karlsruhe, Germany, March 16-18, 2009, Proceedings
Buch, Englisch, Band 5453, 388 Seiten, Format (B × H): 155 mm x 235 mm, Gewicht: 616 g
Reihe: Lecture Notes in Computer Science
ISBN: 978-3-642-00640-1
Verlag: Springer
Zielgruppe
Research
Autoren/Hrsg.
Fachgebiete
- Mathematik | Informatik EDV | Informatik Technische Informatik Hochleistungsrechnen, Supercomputer
- Mathematik | Informatik EDV | Informatik Informatik Rechnerarchitektur
- Mathematik | Informatik EDV | Informatik Programmierung | Softwareentwicklung Grafikprogrammierung
- Mathematik | Informatik EDV | Informatik Technische Informatik Wartung & Reparatur
- Mathematik | Informatik EDV | Informatik Professionelle Anwendung
- Mathematik | Informatik EDV | Informatik Technische Informatik Systemverwaltung & Management
- Mathematik | Informatik EDV | Informatik Technische Informatik Externe Speicher & Peripheriegeräte
- Technische Wissenschaften Elektronik | Nachrichtentechnik Elektronik Elektronische Baugruppen, Elektronische Materialien
- Interdisziplinäres Wissenschaften Wissenschaften: Forschung und Information Kybernetik, Systemtheorie, Komplexe Systeme
- Mathematik | Informatik Mathematik Mathematik Interdisziplinär Systemtheorie
- Mathematik | Informatik EDV | Informatik Technische Informatik Netzwerk-Hardware
- Mathematik | Informatik EDV | Informatik Programmierung | Softwareentwicklung Spiele-Programmierung, Rendering, Animation
- Mathematik | Informatik EDV | Informatik Technische Informatik Hardware: Grundlagen und Allgemeines
Weitere Infos & Material
Keynotes.- FPGA Design Productivity – A Discussion of the State of the Art and a Research Agenda.- Resiliency in Elemental Computing.- The Colour of Embedded Computation.- Applications 1.- A HyperTransport 3 Physical Layer Interface for FPGAs.- Parametric Design for Reconfigurable Software-Defined Radio.- Applications 2.- Hardware/Software FPGA Architecture for Robotics Applications.- Reconfigurable Operator Based Multimedia Embedded Processor.- FPGA Security and Bitstream Analysis.- A Protocol for Secure Remote Updates of FPGA Configurations.- FPGA Analysis Tool: High-Level Flows for Low-Level Design Analysis in Reconfigurable Computing.- Fault Tolerant Systems.- An Efficient and Low-Cost Design Methodology to Improve SRAM-Based FPGA Robustness in Space and Avionics Applications.- Timing Driven Placement for Fault Tolerant Circuits Implemented on SRAM-Based FPGAs.- Architectures.- A Novel Local Interconnect Architecture for Variable Grain Logic Cell.- Dynamically Adapted Low Power ASIPs.- Fast Optical Reconfiguration of a Nine-Context DORGA.- Place and Route Techniques.- Heterogeneous Architecture Exploration: Analysis vs. Parameter Sweep.- On Simplifying Placement and Routing by Extending Coarse-Grained Reconfigurable Arrays with Omega Networks.- A New Datapath Merging Method for Reconfigurable System.- Cryptography.- Optimizing the Control Hierarchy of an ECC Coprocessor Design on an FPGA Based SoC Platform.- Fully Pipelined Hardware Implementation of 128-Bit SEED Block Cipher Algorithm.- Improving Throughput of AES-GCM with Pipelined Karatsuba Multipliers on FPGAs.- Resource Allocation and Scheduling.- Compiling Techniques for Coarse Grained Runtime Reconfigurable Architectures.- Online Task Scheduling for the FPGA-Based Partially Reconfigurable Systems.-Applications 3.- Word-Length Optimization and Error Analysis of a Multivariate Gaussian Random Number Generator.- FPGA-Based Anomalous Trajectory Detection Using SOFM.- Posters.- SORU: A Reconfigurable Vector Unit for Adaptable Embedded Systems.- A Parallel Branching Program Machine for Emulation of Sequential Circuits.- Memory Sharing Approach for TMR Softcore Processor.- The Need for Reconfigurable Routers in Networks-on-Chip.- Transparent Dynamic Reconfiguration as a Service of a System-Level Middleware.- Optimizing Memory Access Latencies on a Reconfigurable Multimedia Accelerator: A Case of a Turbo Product Codes Decoder.- Tile-Based Fault Tolerant Approach Using Partial Reconfiguration.- Regular Expression Pattern Matching Supporting Constrained Repetitions.- Accelerating Calculations on the RASC Platform: A Case Study of the Exponential Function.- AES-Galois Counter Mode Encryption/Decryption FPGA Core for Industrial and Residential Gigabit Ethernet Communications.- CCproc: A Custom VLIW Cryptography Co-processor for Symmetric-Key Ciphers.- Object Tracking and Motion Capturing in Hardware-Accelerated Multi-camera System.- Implementation of the AES Algorithm for a Reconfigurable, Bit Serial, Fully Pipelined Architecture.- A Hardware Accelerated Simulation Environment for Spiking Neural Networks.- Survey of Advanced CABAC Accelerator Architectures for Future Multimedia.- Real Time Simulation in Floating Point Precision Using FPGA Computing.- A Hardware Analysis of Twisted Edwards Curves for an Elliptic Curve Cryptosystem.- A Seamless Virtualization Approach for Transparent Dynamical Function Mapping Targeting Heterogeneous and Reconfigurable Systems.- Pipeline Scheduling with Input Port Constraints for an FPGA-Based Biochemical Simulator.- ACCFS – OperatingSystem Integration of Computational Accelerators Using a VFS Approach.- A Multithreaded Framework for Sequential Monte Carlo Methods on CPU/FPGA Platforms.